Effects of a lightly-doped-drain (LDD) implantation condition on the device characteristics of poly-Si TFT have been studied. For a LDD implantation dose of 2-4 × 10 13 cm −2 , no significantly large difference in on-state current and off-state leakage is found. For a LDD implantation energy of 50-100 keV, however, the higher LDD implantation energy results in smaller off-state leakage and more reduction of the kink effect. These results are attributable to the more gradual and more widely distributed LDD dopant profile and thus the reduction of electric field near the drain region. As a result, a poly-Si TFT with better device performance and I on /I off ratio can be implemented through the proper scheme of the LDD implantation condition.
Introduction
Recently, polycrystalline silicon (poly-Si) thin-film transistors have been actively studied for their potential use in static random-access memory (SRAM) [1] and as the integrating peripheral driving circuits in high resolution active matrix liquid crystal displays (AMLCDs) due to their large mobility [2] . However, due to the presence of defects in poly-Si TFT, some issues have to be resolved in comparison with single crystalline transistors. The leakage current is increased with the increase of gate and drain voltage due to the field emission via trap states (defects) in the depletion region near the drain. This is one of the bias-dependent issues caused by defects in poly-Si TFT, which causes poor switching characteristics such as low on/off current ratio [3] [4] [5] [6] . TFTs with lower on/off current ratio used as pixel switching in AMLCD represent a limiting factor to operation and can degrade the performance of the display.
It has been reported that the lightly-doped-drain (LDD) structure can effectively decrease the leakage current and the kink current in polysilicon TFTs due to reduction of the electric field intensity near the drain region [7] [8] [9] . However, the above device fabrication processes need more intensive or complex process integration. In this study, the effects of LDD implantation on the device characteristics of poly-Si TFT have been studied to implement high-performance poly-Si TFT.
Device scheme
A 100 nm thick amorphous silicon (a-Si) film was first deposited on a glass substrate by low-pressure chemical vapour deposition (LPCVD) at 580
• C. Then, the a-Si thin film was crystallized by 308 nm XeCl excimer-laser annealing. After defining the active device layer, an 80 nm thick TEOS gate oxide was deposited by plasma-enhanced chemical vapour deposition (PECVD), as a gate dielectric was deposited at 400
• C. A 300 nm thick poly-Si film was then deposited, and delineated as gate electrode of 5 µm channel length and 10 µm channel width. Figure 1(a) shows the schematic structure of the TFT fabrication during the gate formation. The samples were then phosphorus implanted with various LDD implantation conditions. Figure 1(b) shows the schematic structure of the TFT fabrication during the LDD formation. The LDD implantation energies are 50, 60, 80 and 100 keV, respectively, and the LDD implantation doses are 2 × 10 13 , 3 × 10 13 and 4 × 10 13 cm −2 , respectively. Then, a 250 nm thick low-temperature oxide (LTO) film was deposited and anisotropically etched to form a spacer of 250 nm width. Subsequently, all the samples were implanted with phosphorus 100 keV to a dose of 4 × 10 15 cm −2 to form the n + source/drain (S/D) region. Figure 1 (c) shows the schematic structure of the resultant TFT with LDD structure, which includes the gate, the channel region, the n − LDD region, the spacer and the n + S/D region. The implanted dopants were activated by furnace annealing at 600
• C for 90 min. Then, an 800 nm thick TEOS oxide was deposited by PECVD as a passivation layer. Contact holes were formed, and a 1200 nm thick Al film was subsequently deposited and patterned. Finally, all the samples were sintered at 300
• C for 45 min in a forming gas ambient.
Results and discussion
In terms of the LDD implantation dose of 2-4 × 10 13 cm −2 , the higher implantation dose may cause a relatively larger off-state current. This result is ascribed to the higher dopant concentration of the S/D region below the oxide spacer, since a smaller dopant concentration may result in a smaller electric field near the drain. Figure 2 shows the I DS -V GS characteristics for TFTs with a LDD implantation energy of 50 keV with various implantation doses, respectively. However, the off- state currents of all the samples showed no significantly large difference. Furthermore, figure 3 shows the I DS -V GS characteristics for TFTs with a LDD implantation energy of 60 keV with various implantation doses, respectively. It is found that the off-state leakage current is almost the same for all the samples with different LDD implantation doses. Hence, large process window is well available for the employment of the LDD implantation dose. However, in terms of the LDD implantation energy at 50-100 keV, significant variation of the device characteristics is found for the TFTs with different LDD implantation energies. Figure 4 shows the I DS -V GS characteristics for TFTs with various LDD implantation energies at an implantation dose of 3 × 10 13 cm
, respectively. It is noted that a higher LDD implantation energy may be much better for reducing the offstate leakage current. The result may be attributable to the significant difference of the drain dopant profile. Figure 5 shows the lateral dopant distribution profiles around the drain region near the substrate surface for the LDD TFTs with various LDD implantation energies at a LDD implantation dose of 3 × 10 13 cm −2 , respectively. It is found that a larger LDD implantation energy results in a more gradual and more widely distributed dopant profile, which is helpful to the formation of a gate-overlapped drain structure [10, 11] Effects of a LDD implantation condition on the device characteristics of polycrystalline-Si thin-film transistors that can effectively reduce the off-state leakage current. The more gradual dopant distribution can more effectively reduce the electric field near the drain region and thus the carrier emission via trap states. Similarly, a larger LDD implantation energy results in a more gradual and more widely distributed dopant profile, which is also helpful to reduce the impact ionization near the drain by reducing the electric field. Figure 6 shows the I DS -V DS characteristics at a gate bias of 8 V for TFTs with various LDD implantation energies at an implantation dose of 3 × 10 13 cm −2 , respectively. The on-state current does not manifest a large variation among these samples at low drain voltage. However, a larger LDD implantation energy may result in TFTs with more reduction of the kink effect at high drain bias voltage. Hence, a higher LDD implantation energy is more suitable for achieving poly-Si TFTs with better device characteristics and reliability.
On the other hand, as compared to the offset-gate structure without the overlap of gate and source/drain, the use of the LDD region may cause an increase of gate-drain overlap capacitance, which can largely increase the on-state driving current. In addition, as compared to the conventionally single S/D structure, the usage of the LDD region can result in smaller gate-drain overlap capacitance because of less lateral dopant diffusion. Though a higher LDD implantation energy may result in better device characteristics, a larger gate-drain overlap capacitance is formed due to more gate-drain overlap region. Hence, proper use of the LDD implantation condition is necessary to optimize circuit performance.
Moreover, figure 7 shows I DS -V GS characteristics at V DS = 6 V for TFTs with LDD (100 keV and 3 × 10 13 cm −2 ) and without LDD (conventionally single S/D) structure, respectively. As compared to the conventional structure without the LDD region, for this LDD implantation condition, the resultant I on /I off ratio can be improved to nearly one order. On the other hand, though a-Si TFT may show significantly smaller off-state leakage current, the driving capability is poor due to very small carrier mobility. The poly-Si TFT may exhibit much better on-state driving current by forming a large poly-Si grain size. Accordingly, as shown in figures 4 and 7, via the proper scheme of LDD implantation, the poly-Si TFTs can be further improved to achieve better characteristics and I on /I off ratio.
Conclusions
Effects of the LDD implantation condition on the device characteristics of poly-Si TFTs have been studied. For a LDD implantation dose of 2-4 × 10 13 cm −2 , no significantly large difference in the on-state current and off-state leakage is found. Hence, a large process window is well suited for employment of the LDD implantation dose. For a LDD implantation energy of 50-100 keV, the higher LDD implantation energy results in smaller off-state leakage and more reduction of the kink effect while larger gate-drain overlap capacitance. Higher LDD implantation energy would lead to a more gradual and more widely distributed dopant profile, nearly the gate-overlapped drain structure, which may effectively reduce the electric field near the drain region and thus the carrier field emission via trap states. Hence, a higher LDD implantation energy is more suitable for achieving poly-Si TFTs with better device characteristics. As a result, a poly-Si TFT with better device performance and I on /I off ratio can be implemented through proper use of the LDD implantation condition.
